M8H((G$mediatek,mt8365-evkmediatek,mt8365 +"7MediaTek MT8365 Open Platform EVKcpus+opp-table-0operating-points-v2=H opp-850000000P2W opp-918000000P6W 4Nopp-987000000P:lW }opp-1056000000P>HW opp-1125000000PC#@W opp-1216000000PHzW qopp-1308000000PMW Xopp-1400000000PSrNW 5opp-1466000000PWabW opp-1533000000P[_@W Popp-1633000000PaU@W opp-1700000000PeSW topp-1767000000PiRGWNopp-1834000000PmPWopp-1917000000PrC@W)opp-2001000000PwD@Wcpu-mapcluster0core0ecore1ecore2ecore3ecpu@0icpuarm,cortex-a53uypsci @@  cpuintermediate" 6 BHcpu@1icpuarm,cortex-a53uypsci @@  cpuintermediatearmpll" 6 BHcpu@2icpuarm,cortex-a53uypsci @@  cpuintermediatearmpll" 6 BHcpu@3icpuarm,cortex-a53uypsci @@  cpuintermediatearmpll" 6 BHidle-statesNpscicpu-mcdiarm,idle-state[l,Hcluster-mcdiarm,idle-state[l^Hcluster-dpidlearm,idle-state[l,  Hl2-cachecache@H oscillator fixed-clockclk26mHpsci arm,psci-1.0smcsoc+ simple-businterrupt-controller@c000000 arm,gic-v3 Pu   @ A B  , Hsyscon@10000000 mediatek,mt8365-topckgensysconuHsyscon@10001000 mediatek,mt8365-infracfgsysconuHsyscon@10003000mediatek,mt8365-pericfgsysconu0syscfg-pctl@10005000mediatek,mt8365-syscfgsysconuPHwatchdog@10007000(mediatek,mt8365-wdtmediatek,mt6589-wdtup7pinctrl@1000b000mediatek,mt8365-pinctrluDYi ,sHethernet-pinsH(phy_reset_pinsurmii_pins@u     gpio-keys-pinsH+pinsu|i2c0-pinsHpinsu9:|mmc0-default-pinsH clk-pinsuccmd-dat-pins$ugfed`_^]b|rst-pinsua|mmc0-uhs-pinsH!clk-pinsuc fcmd-dat-pins$ugfed`_^]b |eds-pinsuh frst-pinsua |mmc1-default-pinsH$cd-pinsuL|clk-pinsuXfcmd-dat-pinsuYZ[\W|emmc1-uhs-pinsH%clk-pinsuXfcmd-dat-pinsuYZ[\W|euart0-pinsHpinsu#$uart1-pinsHpinsu%&uart2-pinsHpinsu'(usb-pinsHid-pinsu|usb0-vbus-pinsuusb1-vbus-pinsupwm-pinsHpinsutsyscon@1000c000"mediatek,mt8365-apmixedsyssysconuH pwrap@1000d000mediatek,mt8365-pwrapupwrap ,{ /0.spiwrapsystmrpmicmediatek,mt6357 regulatorsbuck-vprocvproc^j2NH buck-vcorevcore^j2Nbuck-vmodemvmodem 7j2buck-vs1vs1O!02Nbuck-vpavpa 7P2ldo-vfe28regulator-fixedvfe28**2ldo-vxo22vxo22!$2nldo-vrf18regulator-fixedvrf18w@w@2nldo-vrf12regulator-fixedvrf12OO2nldo-vefusevefuseO2Z2ldo-vcn33-bt vcn33-bt2Z5g2ldo-vcn33-wifi vcn33-wifi2Z5g2ldo-vcn28regulator-fixedvcn28**2ldo-vcn18regulator-fixedvcn18w@w@2ldo-vcamavcama&%*2ldo-vcamdvcamdB@w@2ldo-vcamio18regulator-fixedvcamiow@w@2ldo-vldo28vldo28*-2ldo-vsram-others vsram-others^j2nNldo-vsram-proc vsram-proc^j2nNHldo-vaux18regulator-fixedvaux18w@w@2ldo-vaud28regulator-fixedvaud28**2ldo-vio28regulator-fixedvio28**2ldo-vio18regulator-fixedvio18w@w@2NH#ldo-vdramvdramO2 ldo-vmcvmcw@2Z2,H'ldo-vmchvmch,@ 2Z2,H&ldo-vemcvemc,@ 2Z2,NH"ldo-vsim1vsim1/M`2ldo-vsim2vsim2/M`2ldo-vibrvibrO2Z2,ldo-vusb33vusb33-/M`2Hrtcmediatek,mt6357-rtckeysmediatek,mt6357-keyskey-powerbtqkey-homebfqkeypad@10010000mediatek,mt6779-keypaduq ,|kpd disabledsyscon@10200000mediatek,mt8365-mcucfgsysconu H interrupt-controller@10200a80.mediatek,mt8365-sysirqmediatek,mt6577-sysirq u Hinfracfg@1020e000 mediatek,mt8365-infracfgsysconu rng@1020f000(mediatek,mt8365-rngmediatek,mt7623-rngu rngdma-controller@110002802mediatek,mt8365-uart-dmamediatek,mt6577-uart-dma`uH,-./034apdmaHserial@11002000*mediatek,mt8365-uartmediatek,mt6577-uartu  ,#  baudbustxrxokaydefaultserial@11003000*mediatek,mt8365-uartmediatek,mt6577-uartu0 ,$  baudbustxrxokaydefaultserial@11004000*mediatek,mt8365-uartmediatek,mt6577-uartu@ ,%  baudbustxrxokaydefaultpwm@11006000mediatek,mt8365-pwmu` ,L(   topmainpwm1pwm2pwm3defaultokayi2c@11007000(mediatek,mt8365-i2cmediatek,mt8168-i2c up ,4 maindma+okaydefaulti2c@11008000(mediatek,mt8365-i2cmediatek,mt8168-i2c u ,5 maindma+ disabledi2c@11009000(mediatek,mt8365-i2cmediatek,mt8168-i2c u ,6 maindma+ disabledspi@1100a000(mediatek,mt8365-spimediatek,mt7622-spiu+ ,>Fparent-clksel-clkspi-clk disabledi2c@1100f000(mediatek,mt8365-i2cmediatek,mt8168-i2c u ,7 maindma+ disabledusb@11201000#mediatek,mt8365-mtu3mediatek,mtu3 u . > macippc , EDsys_ckref_ckmcu_ckdma_ck+okayotg high-speeddefaultusb@11200000'mediatek,mt8365-xhcimediatek,mtk-xhciu mac ,C(EDF$sys_ckref_ckmcu_ckdma_ckxhci_ckokayconnector%gpio-usb-b-connectorusb-b-connector pmicrommc@11230000(mediatek,mt8365-mmcmediatek,mt8183-mmc u# ,I+sourcehclksource_cgokay(5?IOYk|   !defaultstate_uhs"#mmc@11240000(mediatek,mt8365-mmcmediatek,mt8183-mmc u$ ,K,sourcehclksource_cgokayO L $%defaultstate_uhs&'mmc@11250000(mediatek,mt8365-mmcmediatek,mt8183-mmc u% ,D(J-A)%sourcehclksource_cgbus_clksys_cg disabledethernet@112a0000mediatek,mt8365-ethu*+ ,c89coreregtrans disabled(default<)Grmiimdio+ethernet-phy@0uH)t-phy@11cc0000.mediatek,mt8365-tphymediatek,generic-tphy-v2+usb-phy@0u refda_refPHusb-phy@1000u refda_refPHtimerarm,armv8-timer 0,   dummy13m fixed-clock]@H*timer@10017000/mediatek,mt8365-systimermediatek,mt6765-timerup ,*clk13maliases[/soc/serial@11002000chosencserial0:921600n8firmwareopteelinaro,optee-tzsmcgpio-keys gpio-keysdefault+key-volume-up  ovolume_upusqmemory@40000000imemoryu@regulator-0regulator-fixed otg_vbusLK@LK@ Hreserved-memory+secmon@43000000uCoptee@43200000uC  compatibleinterrupt-parent#address-cells#size-cellsmodelopp-sharedphandleopp-hzopp-microvoltcpudevice_typereg#cooling-cellsenable-methodcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheclocksclock-namesoperating-points-v2proc-supplysram-supplyentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unified#clock-cellsclock-frequencyclock-output-namesranges#interrupt-cellsinterrupt-controllerinterrupts#reset-cellsmediatek,pctl-regmapgpio-controller#gpio-cellspinmuxbias-pull-upinput-enablebias-pull-downdrive-strengthoutput-highreg-namesinterrupts-extendedregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-always-onlinux,keycodeswakeup-sourcestatusdma-requests#dma-cellsdmasdma-namespinctrl-0pinctrl-names#pwm-cellsclock-divphysdr_modemaximum-speedusb-role-switchvusb33-supplyid-gpiosvbus-supplyassigned-clock-parentsassigned-clocksbus-widthcap-mmc-highspeedcap-mmc-hw-reseths400-ds-delaymax-frequencymmc-hs200-1_8vmmc-hs400-1_8vno-sdno-sdionon-removablepinctrl-1vmmc-supplyvqmmc-supplycap-sd-highspeedcd-gpiossd-uhs-sdr104sd-uhs-sdr50mediatek,pericfgphy-handlephy-mode#phy-cellsserial0stdout-pathlabellinux,codedebounce-intervalgpioenable-active-highno-map