>89(9l&mediatek,mt7986a-rfbmediatek,mt7986a +7MediaTek MT7986a RFB =embeddedcpus+cpu@0arm,cortex-a53JNcpuZpscihcpu@1arm,cortex-a53JNcpuZpscihcpu@2arm,cortex-a53JNcpuZpscihcpu@3arm,cortex-a53JNcpuZpscihoscillator-40m fixed-clockwbZclkxtalpsci arm,psci-0.2asmcreserved-memory+secmon@43000000JCwmcpu-reserved@4fc00000JO)wo-emi@4fd00000JOwo-emi@4fd40000JOwo-ilm@151e0000Jwo-ilm@151f0000Jwo-data@4fd80000JO$wo-dlm@151e8000J wo-dlm@151f8000J wo-boot@15194000J@soc simple-bus+interrupt-controller@c000000 arm,gic-v3PJ   @ A B    infracfg@10001000 mediatek,mt7986-infracfgsysconJwed-pcie@10003000 mediatek,mt7986-wed-pciesysconJ0$topckgen@1001b000 mediatek,mt7986-topckgensysconJwatchdog@1001c000mediatek,mt7986-wdtJ n disabled(apmixedsys@1001e000mediatek,mt7986-apmixedsysJpinctrl@1001f000mediatek,mt7986a-pinctrlJ@gpioiocfg_rtiocfg_rbiocfg_ltiocfg_lbiocfg_triocfg_tleint (d  mmc0-pinsmux4emmc=emmc_51conf-cmd-datiDEMMC_DATA_0EMMC_DATA_1EMMC_DATA_2EMMC_DATA_3EMMC_DATA_4EMMC_DATA_5EMMC_DATA_6EMMC_DATA_7EMMC_CMDIVeeconf-clkDEMMC_CKVrfconf-ds DEMMC_DSLrfconf-rst DEMMC_RSTBVeemmc0-uhs-pinsmux4emmc=emmc_51conf-cmd-datiDEMMC_DATA_0EMMC_DATA_1EMMC_DATA_2EMMC_DATA_3EMMC_DATA_4EMMC_DATA_5EMMC_DATA_6EMMC_DATA_7EMMC_CMDIVeeconf-clkDEMMC_CKVrfconf-ds DEMMC_DSLrfconf-rst DEMMC_RSTBVeepcie-pinsmux4pcie =pcie_clkpcie_wakepcie_peresetspi-flash-pinsmux4spi=spi0spi0_wp_holdspic-pins mux4spi=spi1_2uart1-pinsmux4uart=uart1uart2-pinsmux4uart=uart2wf-2g-5g-pins*mux4wifi =wf_2gwf_5gconfDWF0_HB1WF0_HB2WF0_HB3WF0_HB4WF0_HB0WF0_HB0_BWF0_HB5WF0_HB6WF0_HB7WF0_HB8WF0_HB9WF0_HB10WF0_TOP_CLKWF0_TOP_DATAWF1_HB1WF1_HB2WF1_HB3WF1_HB4WF1_HB0WF1_HB5WF1_HB6WF1_HB7WF1_HB8WF1_TOP_CLKWF1_TOP_DATAVwf-dbdc-pins+mux4wifi=wf_dbdcconf|DWF0_HB1WF0_HB2WF0_HB3WF0_HB4WF0_HB0WF0_HB0_BWF0_HB5WF0_HB6WF0_HB7WF0_HB8WF0_HB9WF0_HB10WF0_TOP_CLKWF0_TOP_DATAVpwm@10048000mediatek,mt7986-pwmJ    topmainpwm1pwm2 disabledsyscon@10060000"mediatek,mt7986-sgmiisys_0sysconJ"syscon@10070000"mediatek,mt7986-sgmiisys_1sysconJ#rng@1020f000(mediatek,mt7986-rngmediatek,mt7623-rngJ 7rng disabledcrypto@10320000inside-secure,safexcel-eip97J20tuvwring0ring1ring2ring33okayserial@11002000*mediatek,mt7986-uartmediatek,mt6577-uartJ  { baudbusokayserial@11003000*mediatek,mt7986-uartmediatek,mt6577-uartJ0 | baudbus6okaydefaultserial@11004000*mediatek,mt7986-uartmediatek,mt6577-uartJ@ } baudbus6okaydefaulti2c@11008000mediatek,mt7986-i2c J!p  maindma+ disabledspi@1100a000)mediatek,mt7986-spi-ipmmediatek,spi-ipmJ+  #% parent-clksel-clkspi-clkhclkokaydefaultflash@0 spi-nandJ$spi@1100b000)mediatek,mt7986-spi-ipmmediatek,spi-ipmJ+  $& parent-clksel-clkspi-clkhclkokaydefault thermal@1100c800mediatek,mt7986-thermalJ , thermauxadc5 Acalibration-dataRh x,adc@1100d000mediatek,mt7986-auxadcJ,main disabled usb@11200000'mediatek,mt7986-xhcimediatek,mtk-xhci J . > macippc (12/0;$sys_ckref_ckmcu_ckdma_ckxhci_ck  okaymmc@11230000mediatek,mt7986-mmc J# #"(#)(*+%sourcehclksource_cgbus_clksys_cg disableddefaultstate_uhs @pcie@11280000*mediatek,mt7986-pciemediatek,mt8192-pcieJ(@ pcie-mac Npci+ ! 4356!pl_250mtl_26mperi_26mtop_133m +pcie-phy5`Hokaydefaultinterrupt-controllert-phy.mediatek,mt7986-tphymediatek,generic-tphy-v2+okaypcie-phy@11c00000JrefVefuse@11d00000%mediatek,mt7986-efusemediatek,efuseJ+calib@274Jt  t-phy@11e10000.mediatek,mt7986-tphymediatek,generic-tphy-v2+okayusb-phy@0J<= refda_refV usb-phy@700J 5refV usb-phy@1000J<= refda_refVsyscon@15000000mediatek,mt7986-ethsyssysconJ!wed@15010000mediatek,mt7986-wedsysconJ  a%owo-emiwo-ilmwo-dlmwo-datawo-boot%wed@15011000mediatek,mt7986-wedsysconJ  a%owo-emiwo-ilmwo-dlmwo-datawo-boot &ethernet@15100000mediatek,mt7986-ethJ0x!!!!!""""####+,fegp2gp1wocpu1wocpu0sgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii2_tx250msgmii2_rx250msgmii2_cdr_refsgmii2_cdr_fbnetsys0netsys1./+!"#$%&okaymac@0mediatek,eth-macJ 2500base-x'fixed-link mdio-bus+switch@0mediatek,mt7531J ports+port@0Jlan0port@1Jlan1port@2Jlan2port@3Jlan3port@4Jlan4port@6Jcpu' 2500base-xfixed-link syscon@151a5000mediatek,mt7986-wo-ccifsysconJP  syscon@151ad000mediatek,mt7986-wo-ccifsysconJ   wifi@18000000mediatek,mt7986-wmac0J0 (consys2> mcuap2conn0a)okay defaultdbdc*+thermal-zonescpu-thermal4B,tripscritRH^ EcriticalhotR^Ehotactive-highR8^Eactiveactive-medRL^Eactiveactive-lowR`^Eactivetimerarm,armv8-timer 0   aliasesi/soc/serial@11002000chosenqserial0:115200n8memory@40000000NmemoryJ@@regulator-1p8vregulator-fixed }fixed-1.8Vw@w@regulator-3p3vregulator-fixed }fixed-3.3V2Z2Z compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeregdevice_typeenable-method#cooling-cellsclock-frequency#clock-cellsclock-output-namesphandlerangesno-mapinterruptsinterrupt-controller#interrupt-cells#reset-cellsstatusreg-namesgpio-controller#gpio-cellsgpio-rangesfunctiongroupspinsinput-enabledrive-strengthbias-pull-upbias-pull-down#pwm-cellsclocksclock-namesinterrupt-namesassigned-clocksassigned-clock-parentspinctrl-namespinctrl-0clock-divcs-gpiosspi-max-frequencyspi-tx-bus-widthspi-rx-bus-widthnvmem-cellsnvmem-cell-names#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsys#io-channel-cellsphyspinctrl-1cap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vhs400-ds-delayvmmc-supplyvqmmc-supplynon-removableno-sdno-sdiobus-rangephy-namesinterrupt-map-maskinterrupt-map#phy-cellsmemory-regionmemory-region-namesmediatek,wo-ccifmediatek,ethsysmediatek,sgmiisysmediatek,wed-pciemediatek,wedphy-modefull-duplexpausereset-gpioslabelethernetresetsreset-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisserial0stdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-on