T8NX(N sony,xperia-m5mediatek,mt6795 +7Sony Xperia M5=handsetpsci arm,psci-0.2Jsmccpus+cpu@0Qcpuarm,cortex-a53]pscikocpu@1Qcpuarm,cortex-a53]psciko@@cpu@2Qcpuarm,cortex-a53]psciko@@cpu@3Qcpuarm,cortex-a53]psciko@@ cpu@100Qcpuarm,cortex-a53]psciko@@ cpu@101Qcpuarm,cortex-a53]psciko@@ cpu@102Qcpuarm,cortex-a53]psciko@@ cpu@103Qcpuarm,cortex-a53]psciko@@ cpu-mapcluster0core0core1core2core3 cluster1core0 core1 core2 core3 l2-cache0cache@l2-cache1cache@oscillator-26m fixed-clock,clk26moscillator-32k fixed-clock},clk32kdummy13m fixed-clock]@pmuarm,cortex-a53-pmu0?   J timerarm,armv8-timer 0?   soc+ simple-bus]syscon@10000000 mediatek,mt6795-topckgensysconksyscon@10001000 mediatek,mt6795-infracfgsysconkdsyscon@10003000mediatek,mt6795-pericfgsysconk0dsyscon@10006000sysconsimple-mfdk`qpower-controller!mediatek,mt6795-power-controller+qpower-domain@1kRmmqpower-domain@2kRUmmvencqpower-domain@3kRmmqpower-domain@0kRmmqpower-domain@4kRemmmjcqpower-domain@5kqpower-domain@6kmfg+qpower-domain@7k+qpower-domain@8kqpinctrl@10005000mediatek,mt6795-pinctrl kP baseeint?emmc-sdr-pins'pins-cmd-dat$ epins-clk#fpins-rstfemmc-uhs-pins(pins-cmd-dat$ 2epins-clk2#fpins-rst2fpins-ds2#fnfc-pins%pins-irq# pins-fw-ven^touchscreen-pins#pins-irq pins-rstfAproximity-pins&pins-irq accelerometer-pins!pins-irq  i2c0-pinspins-bus-. i2c1-pins pins-bus}~Mi2c2-pins"pins-bus+,Mi2c3-pins$pins-busMi2c4-pinspins-busdeMuart0-pinspins-rxq pins-txrAuart2-pinspins-rx pins-tx watchdog@10007000mediatek,mt6795-wdtkp ?dZtimer@10008000,mediatek,mt6795-timermediatek,mt6577-timerk ?pwrap@1000d000mediatek,mt6795-pwrapkpwrap ?fmpwrap c spiwrapmt6331mediatek,mt6331 ?mt6331regulatormediatek,mt6331-regulatorbuck-vdvfs11yvdvfs11 `0buck-vdvfs12yvdvfs12 `0buck-vdvfs13yvdvfs13 `0buck-vdvfs14yvdvfs14 `0buck-vcore2yvcore2 `0buck-vio18yvio18w@w@0*ldo-vtcxo1yvtcxo1**ldo-vtcxo2yvtcxo2**ldo-avdd32aud yavdd32_aud*0ldo-vauxa32yvauxa32*0ldo-vcamayvcama`*ldo-vio28yvio28**ldo-vcamafyvcam_afO2Zldo-vmcyvmcw@2Z+ldo-vmchyvmch-2Z,ldo-vemc33yvemc332Z2Z)ldo-vgp1yvgp1O2Zldo-vsim1yvsim1/M`ldo-vsim2yvsim2/M`ldo-vmipiyvmipiO2Zldo-vibryvibrO2Zldo-vgp4yvgp4j!ldo-vcamdyvcamd `ldo-vusb10yvusbB@ ldo-vcamioyvcam_ioOw@ldo-vsramyvsramssldo-vgp2yvgp2`ldo-vgp3yvgp3Ow@ldo-vrtcyvrtc**ldo-vdig18 ydvdd18_digw@w@mt6331rtcmediatek,mt6331-rtcmt6331keysmediatek,mt6331-keyspower't6home'fintpol-controller@10200620.mediatek,mt6795-sysirqmediatek,mt6577-sysirq k  timer@10200670mediatek,mt6795-systimerk p ?@clk13miommu@10205000mediatek,mt6795-m4uk Pbclk ?DSasyscon@10209000"mediatek,mt6795-apmixedsyssysconk clock-controller@10209f00mediatek,mt6795-fhctlk nokay umailbox@10212000(mediatek,mt6795-gcemediatek,mt8173-gcek!  ?gce-interrupt-controller@10221000 arm,gic-400 @k"" "@ "`  ? cci@10390000 arm,cci-400+k9]9slave-if@1000arm,cci-400-ctrl-if ace-litekslave-if@4000arm,cci-400-ctrl-ifacek@slave-if@5000arm,cci-400-ctrl-ifacekPpmu@9000arm,cci-400-pmu,r1kP<?:;<=>serial@11002000*mediatek,mt6795-uartmediatek,mt6577-uartk  ?[ baudbustxrxnokaydefaultserial@11003000*mediatek,mt6795-uartmediatek,mt6577-uartk0 ?\ baudbustxrx ndisableddma-controller@110003802mediatek,mt6795-uart-dmamediatek,mt6577-uart-dmak`````````?ghijklmn apdmaserial@11004000*mediatek,mt6795-uartmediatek,mt6577-uartk@ ?]  baudbustxrxnokaydefaultserial@11005000*mediatek,mt6795-uartmediatek,mt6577-uartkP ?^! baudbustxrx ndisabledpwm@11006000mediatek,mt6795-pwmk` ?MHS ,topmainpwm1pwm2pwm3pwm4pwm5pwm6pwm7 ndisabledi2c@11007000(mediatek,mt6795-i2cmediatek,mt8173-i2c kpp ?T   maindma+nokaydefaulti2c@11008000(mediatek,mt6795-i2cmediatek,mt8173-i2c kp ?U   maindma+nokaydefault accelerometer@10 bosch,bma255kdefault!magnetometer@12 bosch,bmm150ki2c@11009000(mediatek,mt6795-i2cmediatek,mt8173-i2c kp ?V   maindma+nokaydefault"touchscreen@20syna,rmi4-i2ck + default#)?Zrmi4-f01@1kSrmi4-f12@12kei2c@11010000(mediatek,mt6795-i2cmediatek,mt8173-i2c kp ?W   maindma+nokaydefault$nfc@28nxp,pn544-i2ck( default% v ^proximity@48sensortek,stk3310kH default&i2c@11011000(mediatek,mt6795-i2cmediatek,mt8173-i2c kp ?X   maindma+ ndisabledmmc@11230000mediatek,mt6795-mmck# ?O \]sourcehclksource_cgnokaydefaultstate_uhs'( )*mmc@11240000mediatek,mt6795-mmck$ ?PO sourcehclknokay +,mmc@11250000mediatek,mt6795-mmck% ?QO sourcehclknokay +,mmc@11260000mediatek,mt6795-mmck& ?RO sourcehclk ndisabledsyscon@14000000mediatek,mt6795-mmsyssysconkS&R6ׄdK--R-.larb@14021000mediatek,mt6795-smi-larbk..apbsmij/wSsmi@14022000mediatek,mt6795-smi-commonk S.apbsmi/larb@15001000mediatek,mt6795-smi-larbk.apbsmij/wSclock-controller@16000000mediatek,mt6795-vdecsysk0larb@16010000mediatek,mt6795-smi-larbkj/w00apbsmiSclock-controller@18000000mediatek,mt6795-vencsysk1larb@18001000mediatek,mt6795-smi-larbk11apbsmij/wSaliases/soc/mmc@11230000/soc/mmc@11240000/soc/mmc@11250000/soc/serial@11002000/soc/serial@11003000memory@40000000Qmemoryk@reserved-memory+]secmon@43000000kCpreloader-region@44800000kDbootloader-region@46000000kF@ compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typemethoddevice_typeenable-methodregcci-control-portnext-level-cachephandlei-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setscpucache-levelcache-unified#clock-cellsclock-frequencyclock-output-namesinterruptsinterrupt-affinityranges#reset-cells#power-domain-cellsclocksclock-namesmediatek,infracfgreg-namesgpio-controller#gpio-cellsgpio-rangesinterrupt-controller#interrupt-cellspinmuxinput-enablebias-pull-upbias-pull-downdrive-strengthoutput-highbias-disabletimeout-secresetsreset-namesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-allowed-modesregulator-always-onregulator-boot-onlinux,keycodeswakeup-sourcemediatek,larbspower-domains#iommu-cellsstatusmediatek,hopping-ssc-percent#mbox-cellsinterface-typedmasdma-namespinctrl-namespinctrl-0dma-requestsmediatek,dma-33bits#dma-cells#pwm-cellsclock-divinterrupts-extendedsyna,startup-delay-mssyna,reset-delay-mssyna,nosleep-modesyna,sensor-typeenable-gpiosfirmware-gpiosmediatek,latch-ckmediatek,hs200-cmd-int-delaymediatek,hs400-cmd-int-delaymediatek,hs400-ds-dly3non-removablepinctrl-1vmmc-supplyvqmmc-supplyassigned-clocksassigned-clock-ratesmboxesmediatek,gce-client-regmediatek,smimediatek,larb-idmmc0mmc1mmc2serial0serial1no-map