`8[8({[ ARM Juno development board (r1)"arm,juno-r1arm,junoarm,vexpress"1refclk7372800hz fixed-clock=Jp Zjuno:uartclkm9clk48mhz fixed-clock=Jl Zclk48mhzm=clk50mhz fixed-clock=JZsmc_clkm refclk100mhz fixed-clock=J Zapb_pclkm refclk400mhz fixed-clock=Jׄ Zfaxi_clkm3clk24mhz fixed-clock=Jn6Zjuno_mb:clk24mhzmclk25mhz fixed-clock=J}x@Zjuno_mb:clk25mhzmrefclk1mhz fixed-clock=JB@Zjuno_mb:refclk1mhzmrefclk32khz fixed-clock=JZjuno_mb:refclk32khzmmcc-sb-3v3regulator-fixed uMCC_SB_3V32Z2Zmgpio-keys gpio-keyspower-button2tPOWER home-button2fHOME rlock-button2RLOCK vol-up-button2sVOL+ vol-down-button2rVOL- nmi-button2cNMI bus@8000000 simple-bus"1 *DEF    motherboard-bus@8000000arm,vexpress,v2p-p1simple-bus"1x 8R@flash@0arm,vexpress-flashcfi-flash RV adisabledpartitionsarm,arm-firmware-suiteethernet@200000000smsc,lan9118smsc,lan9115 Rhsmii|iofpga-bus@300000000 simple-bus"1 sysctl@20000arm,sp810arm,primecellR refclktimclkapb_pclk=0Ztimerclken0timerclken1timerclken2timerclken3 mapbregs@10000sysconsimple-mfdRled0register-bit-led % vexpress:0 heartbeat&onled1register-bit-led % vexpress:1mmc0&offled2register-bit-led % vexpress:2cpu0&offled3register-bit-led % vexpress:3cpu1&offled4register-bit-led % vexpress:4cpu2&offled5register-bit-led %  vexpress:5cpu3&offled6register-bit-led %@ vexpress:6&offled7register-bit-led % vexpress:7&offmmc@50000arm,pl180arm,primecellRh4B mclkapb_pclkkmi@60000arm,pl050arm,primecellRh KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecellRh KMIREFCLKapb_pclkwatchdog@f0000arm,sp805arm,primecellRh wdog_clkapb_pclktimer@110000arm,sp804arm,primecellRh timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecellRh timclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecellRh  apb_pclkgpio@1d0000arm,pl061arm,primecellRh  apb_pclkN^jmtimer@2a810000arm,armv7-timer-memR*J"1*aokayframe@2a830000 h<Rmhu@2b1f0000arm,mhuarm,primecellR+h$#  apb_pclkm/iommu@2b400000arm,mmu-400arm,smmu-v1R+@h&&  adisablediommu@2b500000arm,mmu-401arm,smmu-v1R+Ph((aokaym.iommu@2b600000arm,mmu-401arm,smmu-v1R+`h** minterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@R,, , , "1j h ?,mv2m@0arm,gic-v2m-frameRm-v2m@10000arm,gic-v2m-frameRv2m@20000arm,gic-v2m-frameRv2m@30000arm,gic-v2m-frameRtimerarm,armv8-timer0h ?? ? ?etf@20010000 arm,coresight-tmcarm,primecellR   apb_pclk in-portsportendpoint mout-portsportendpoint mCtpiu@20030000!arm,coresight-tpiuarm,primecellR   apb_pclk in-portsportendpointmfunnel@20040000+arm,coresight-dynamic-funnelarm,primecellR   apb_pclk out-portsportendpointm in-ports"1port@0Rendpointmport@1Rendpointm!etr@20070000 arm,coresight-tmcarm,primecellR   apb_pclk in-portsportendpointmstm@20100000 arm,coresight-stmarm,primecell R ( stm-basestm-stimulus-base  apb_pclk out-portsportendpointm?replicator@20120000/arm,coresight-dynamic-replicatorarm,primecellR   apb_pclk out-ports"1port@0Rendpointmport@1Rendpointmin-portsportendpointmBcpu-debug@22010000&arm,coresight-cpu-debugarm,primecellR"  apb_pclk etm@22040000"arm,coresight-etm4xarm,primecellR"  apb_pclk out-portsportendpointmfunnel@220c0000+arm,coresight-dynamic-funnelarm,primecellR"   apb_pclk out-portsportendpointmin-ports"1port@0Rendpointmport@1Rendpointmcpu-debug@22110000&arm,coresight-cpu-debugarm,primecellR"  apb_pclk etm@22140000"arm,coresight-etm4xarm,primecellR"  apb_pclk out-portsportendpointmcpu-debug@23010000&arm,coresight-cpu-debugarm,primecellR#  apb_pclk etm@23040000"arm,coresight-etm4xarm,primecellR#  apb_pclk out-portsportendpoint m"funnel@230c0000+arm,coresight-dynamic-funnelarm,primecellR#   apb_pclk out-portsportendpoint!min-ports"1port@0Rendpoint"m port@1Rendpoint#m'port@2Rendpoint$m)port@3Rendpoint%m+cpu-debug@23110000&arm,coresight-cpu-debugarm,primecellR#  apb_pclk &etm@23140000"arm,coresight-etm4xarm,primecellR#  apb_pclk &out-portsportendpoint'm#cpu-debug@23210000&arm,coresight-cpu-debugarm,primecellR#!  apb_pclk (etm@23240000"arm,coresight-etm4xarm,primecellR#$  apb_pclk (out-portsportendpoint)m$cpu-debug@23310000&arm,coresight-cpu-debugarm,primecellR#1  apb_pclk *etm@23340000"arm,coresight-etm4xarm,primecellR#4  apb_pclk *out-portsportendpoint+m%gpu@2d000000arm,juno-maliarm,mali-t624R-$h!"  jobmmugpu,  adisabledsram@2e000000arm,juno-sram-nsmmio-sramR."1.scp-sram@0arm,juno-scp-shmemRscp-sram@200arm,juno-scp-shmemRm0pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-generic*pciR@6@"1T_PPB@@TQ,,C*\-aokaygv.scpi arm,scpi/0clocksarm,scpi-clocksclocks-0arm,scpi-dvfs-clocks= Zatlclkaplclkgpuclkm,clocks-1arm,scpi-variable-clocks=Zpxlclkm5power-controllerarm,scpi-power-domainsm sensorsarm,scpi-sensorsm1thermal-zonespmicd1socd1big-clusterd1aokaylittle-clusterd1aokaygpu0d1aokaygpu1d1aokayiommu@7fb00000arm,mmu-401arm,smmu-v1Rh__m2iommu@7fb10000arm,mmu-401arm,smmu-v1Rhccm4iommu@7fb20000arm,mmu-401arm,smmu-v1Rhaam7iommu@7fb30000arm,mmu-401arm,smmu-v1Rheem<dma@7ff00000arm,pl330arm,primecellR lhXYZ[\lmnoH2222222223 apb_pclkhdlcd@7ff50000 arm,hdlcdR h]45pxlclkportendpoint6m;hdlcd@7ff60000 arm,hdlcdR hU75pxlclkportendpoint8m:serial@7ff80000arm,pl011arm,primecellR hS9 uartclkapb_pclki2c@7ffa0000snps,designware-i2cR"1 hhJ, hdmi-transmitter@70 nxp,tda998xRpportendpoint:m8hdmi-transmitter@71 nxp,tda998xRqportendpoint;m6usb@7ffb0000 generic-ohciR ht<=usb@7ffc0000 generic-ehciR hu<=memory-controller@7ffd0000arm,pl354arm,primecellRhVW  apb_pclkmemory@80000000*memory Rtlx-bus@60000000 simple-bus"1`*funnel@20130000+arm,coresight-dynamic-funnelarm,primecellR   apb_pclk out-portsportendpoint>m@in-portsportendpoint?metf@20140000 arm,coresight-tmcarm,primecellR   apb_pclk in-portsportendpoint@m>out-portsportendpointAmDfunnel@20150000+arm,coresight-dynamic-funnelarm,primecellR   apb_pclk out-portsportendpointBmin-ports"1port@0RendpointACm port@1RendpointADmAaliasesL/serial@7ff80000chosenTserial0:115200n8psci arm,psci-0.2`smccpus"1cpu-mapcluster0core0core1cluster1core0core1&core2(core3*idle-statesgpscicpu-sleep-0arm,idle-statet,mFcluster-sleep-0arm,idle-statet mGcpu@0arm,cortex-a57R*cpupsci@@'4E,EFGUmcpu@1arm,cortex-a57R*cpupsci@@'4E,EFGUmcpu@100arm,cortex-a53R*cpupsci@@'4H,EFGUBmcpu@101arm,cortex-a53R*cpupsci@@'4H,EFGUBm&cpu@102arm,cortex-a53R*cpupsci@@'4H,EFGUBm(cpu@103arm,cortex-a53R*cpupsci@@'4H,EFGUBm*l2-cache0cache @mEl2-cache1cache@mHpmu-a57arm,cortex-a57-pmuhhpmu-a53arm,cortex-a53-pmu0hh&(* modelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce-intervalwakeup-sourcelinux,codelabelgpiosranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,hbiarm,vexpress,siteregbank-widthstatusinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullclocksvdd33a-supplyvddvario-supplyclock-namesassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsinterrupt-controllerframe-number#mbox-cells#iommu-cells#global-interruptspower-domainsdma-coherentmsi-controllerremote-endpointiommusarm,scatter-gatherreg-namescpuinterrupt-namesdevice_typebus-rangelinux,pci-domaindma-rangesmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensors#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsslave-modeserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinity