Š žķ­R8¤ą(r¤Ø ),Qualcomm Technologies, Inc. MSM 8996 MTP2qcom,msm8996-mtpchosen=serial0memoryImemoryUreserved-memory Ymba@91500000U‘P `slpi@90b00000U° `venus@90400000U@p`gnadsp@8ea00000UŽ  `gpmpss@88800000Uˆ€ `smem-mem@86000000U† `g memory@85800000U…€€`memory@86200000U† ``rmtfs@867000002qcom,rmtfs-memo t `gpu@8f2000002shared-dma-poolU° `ggcpus cpu@0Icpu 2qcom,kryoUšpsciØøĖgl2-cache2cacheÜgcpu@1Icpu 2qcom,kryoUšpsciØøĖgcpu@100Icpu 2qcom,kryoUšpsciØøĖgl2-cache2cacheÜgcpu@101Icpu 2qcom,kryoUšpsciØøĖgcpu-mapcluster0core0čcore1čcluster1core0čcore1čidle-statesģpscicpu-sleep-02arm,idle-statełstandalone-power-collapse  ‚1PA,gthermal-zonescpu0-thermalRśhčv tripstrip-point@0†$ų’ŠPpassivecpu_crit†­°’Š Pcriticalcpu1-thermalRśhčv tripstrip-point@0†$ų’ŠPpassivecpu_crit†­°’Š Pcriticalcpu2-thermalRśhčv tripstrip-point@0†$ų’ŠPpassivecpu_crit†­°’Š Pcriticalcpu3-thermalRśhčv tripstrip-point@0†$ų’ŠPpassivecpu_crit†­°’Š Pcriticalgpu-thermal-topRśhčv tripstrip-point@0†_’ŠPhotgpu-thermal-bottomRśhčv tripstrip-point@0†_’ŠPhotm4m-thermalRśhčv tripstrip-point@0†_’ŠPhotl3-or-venus-thermalRśhčv tripstrip-point@0†_’ŠPhotcluster0-l2-thermalRśhčv tripstrip-point@0†_’ŠPhotcluster1-l2-thermalRśhčv tripstrip-point@0†_’ŠPhotcamera-thermalRśhčv tripstrip-point@0†_’ŠPhotq6-dsp-thermalRśhčv tripstrip-point@0†_’ŠPhotmem-thermalRśhčv tripstrip-point@0†_’ŠPhotmodemtx-thermalRśhčv tripstrip-point@0†_’ŠPhottimer2arm,armv8-timer0   clocksxo_board 2fixed-clockص$ų Åxo_boardg<sleep_clk 2fixed-clockصü Åsleep_clkpsci 2arm,psci-1.0”smcfirmwarescm2qcom,scm-msm8996Ų 0hwlock2qcom,tcsr-mutex č ļgsmem 2qcom,smemż  rpm-glink2qcom,glink-rpm Ø$rpm_requests2qcom,rpm-msm8996 +rpm_requestsqcom,rpmcc2qcom,rpmcc-msm8996Øgpower-controller2qcom,msm8996-rpmpd?Sopp-table2operating-points-v2gopp1gopp2gopp3gopp4gopp5gopp6gpm8994-regulators2qcom,rpm-pm8994-regulatorss1s2s3s4gCs5s6s7s8s9s10s11s12l1l2gKl3l4l5l6l7l8l9l10l11l12g>l13l14l15l16l17l18l19l20gBl21l22l23l24gEl25g?l26l27l28g=l29l30l31l32soc Y’’’’ 2simple-busmemory@680002qcom,rpm-msg-ramU€`grng@83000 2qcom,prng-eeU0q˜xcoresyscon@7400002sysconUtg thermal-sensor@4a90002qcom,msm8996-tsensUJJ€„ ’g thermal-sensor@4ad0002qcom,msm8996-tsensUJŠJĄ„’g syscon@7a00002qcom,tcsr-msm8996sysconUz€g interrupt-controller@9bc00002qcom,msm8996-gic-v3arm,gic-v3عĪåU ¼ Ą  gmailbox@98200002qcom,msm8996-apcs-hmss-globalU ‚śgclock-controller@3000002qcom,gcc-msm8996Ø?U0 gstm@3002000 2arm,coresight-stmarm,primecellU (stm-basestm-stimulus-baseq xapb_pclkatclkout-portsportendpointgtpiu@3020000!2arm,coresight-tpiuarm,primecellUq xapb_pclkatclkin-portsportendpointg!funnel@3021000+2arm,coresight-dynamic-funnelarm,primecellUq xapb_pclkatclkin-ports port@7Uendpointgout-portsportendpointgfunnel@3022000+2arm,coresight-dynamic-funnelarm,primecellU q xapb_pclkatclkin-ports port@6Uendpointg1out-portsportendpointgfunnel@3023000+2arm,coresight-dynamic-funnelarm,primecellU0q xapb_pclkatclkout-portsportendpointgfunnel@3025000+2arm,coresight-dynamic-funnelarm,primecellUPq xapb_pclkatclkin-ports port@0Uendpointgport@1Uendpointgport@2Uendpointgout-portsportendpointg"replicator@3026000/2arm,coresight-dynamic-replicatorarm,primecellU`q xapb_pclkatclkin-portsportendpointg#out-ports port@0Uendpoint g$port@1Uendpoint!getf@3027000 2arm,coresight-tmcarm,primecellUpq xapb_pclkatclkin-portsportendpoint"gout-portsportendpoint#getr@3028000 2arm,coresight-tmcarm,primecellU€q xapb_pclkatclk-in-portsportendpoint$g debug@3810000&2arm,coresight-cpu-debugarm,primecellUq xapb_pclkčetm@3840000"2arm,coresight-etm4xarm,primecellU„q xapb_pclkatclkčout-portsportendpoint%g'debug@3910000&2arm,coresight-cpu-debugarm,primecellU‘q xapb_pclkčetm@3940000"2arm,coresight-etm4xarm,primecellU”q xapb_pclkatclkčout-portsportendpoint&g(funnel@39b0000+2arm,coresight-dynamic-funnelarm,primecellU›q xapb_pclkatclkin-ports port@0Uendpoint'g%port@1Uendpoint(g&out-portsportendpoint)g/debug@3a10000&2arm,coresight-cpu-debugarm,primecellU”q xapb_pclkčetm@3a40000"2arm,coresight-etm4xarm,primecellU¤q xapb_pclkatclkčout-portsportendpoint*g,debug@3b10000&2arm,coresight-cpu-debugarm,primecellU±q xapb_pclkčetm@3b40000"2arm,coresight-etm4xarm,primecellU“q xapb_pclkatclkčout-portsportendpoint+g-funnel@3bb0000+2arm,coresight-dynamic-funnelarm,primecellU»q xapb_pclkatclkin-ports port@0Uendpoint,g*port@1Uendpoint-g+out-portsportendpoint.g0funnel@3bc0000+2arm,coresight-dynamic-funnelarm,primecellU¼q xapb_pclkatclkin-ports port@0Uendpoint/g)port@1Uendpoint0g.out-portsportendpoint1gclock-controller@64000002qcom,apcc-msm8996U@ Øserial@7570000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmUW lqtm xcoreiface @disabledspi@75750002qcom,spi-qup-v2.2.1UWP _qom xcoreifaceGdefaultsleepU2_3  @disabledi2c@75b50002qcom,i2c-qup-v2.2.1U[P eq„ xifacecoreGdefaultsleepU4_5  @disabledserial@75b0000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmU[ rqˆ xcoreiface@okayi2c@75b60002qcom,i2c-qup-v2.2.1U[` fq‡ xifacecoreGdefaultsleepU6_7  @disabledserial@75b1000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmU[ sq‹ xcoreiface @disabledi2c@75770002qcom,i2c-qup-v2.2.1UWp aqmv xifacecoreGdefaultsleepU8_9  @disabledspi@75ba0002qcom,spi-qup-v2.2.1U[  jq’ xcoreifaceGdefaultsleepU:_;  @disabledsdhci@74a4900 @disabled2qcom,sdhci-msm-v4UJIJ@hc_memcore_mem}Żihc_irqpwr_irqxifacecorexoqhg<ypinctrl@10100002qcom,msm8996-pinctrlU0 Šƒ“¹Øgbwcd9xxx_intrwcd_intr_defaultgamuxŸgpio54¤gpioconfigŸgpio54­¼Ėcdc_reset_ctrlcdc_reset_sleepmuxŸgpio64¤gpioconfigŸgpio64­Ųåcdc_reset_activeg`muxŸgpio64¤gpioconfigŸgpio64­¼šblsp1_spi0_defaultg2pinmux ¤blsp_spi1Ÿgpio0gpio1gpio3pinmux_cs¤gpioŸgpio2pinconfŸgpio0gpio1gpio3­ Ųpinconf_csŸgpio2­Ųšblsp1_spi0_sleepg3pinmux¤gpioŸgpio0gpio1gpio2gpio3pinconfŸgpio0gpio1gpio2gpio3­¼blsp1_i2c2_defaultg8pinmux ¤blsp_i2c3Ÿgpio47gpio48pinconfŸgpio47gpio48­Ųblsp1_i2c2_sleepg9pinmux¤gpioŸgpio47gpio48pinconfŸgpio47gpio48­Ųblsp2_i2c0g4pinmux ¤blsp_i2c7Ÿgpio55gpio56pinconfŸgpio55gpio56­Ųblsp2_i2c0_sleepg5pinmux¤gpioŸgpio55gpio56pinconfŸgpio55gpio56­Ųblsp2_uart1_2pinspinmux ¤blsp_uart8 Ÿgpio4gpio5pinconf Ÿgpio4gpio5­Ųblsp2_uart1_2pins_sleeppinmux¤gpio Ÿgpio4gpio5pinconf Ÿgpio4gpio5­Ųblsp2_uart1_4pinspinmux ¤blsp_uart8Ÿgpio4gpio5gpio6gpio7pinconfŸgpio4gpio5gpio6gpio7­Ųblsp2_uart1_4pins_sleeppinmux¤gpioŸgpio4gpio5gpio6gpio7pinconfŸgpio4gpio5gpio6gpio7­Ųblsp2_i2c1g6pinmux ¤blsp_i2c8 Ÿgpio6gpio7pinconf Ÿgpio6gpio7­Ųblsp2_i2c1_sleepg7pinmux¤gpio Ÿgpio6gpio7pinconf Ÿgpio6gpio7­Ųblsp2_uart2_2pinspinmux ¤blsp_uart9Ÿgpio49gpio50pinconfŸgpio49gpio50­Ųblsp2_uart2_2pins_sleeppinmux¤gpioŸgpio49gpio50pinconfŸgpio49gpio50­Ųblsp2_uart2_4pinspinmux ¤blsp_uart9Ÿgpio49gpio50gpio51gpio52pinconfŸgpio49gpio50gpio51gpio52­Ųblsp2_uart2_4pins_sleeppinmux¤gpioŸgpio49gpio50gpio51gpio52pinconfŸgpio49gpio50gpio51gpio52­Ųblsp2_spi5_defaultg:pinmux ¤blsp_spi12Ÿgpio85gpio86gpio88pinmux_cs¤gpioŸgpio87pinconfŸgpio85gpio86gpio88­ Ųpinconf_csŸgpio87­Ųšblsp2_spi5_sleepg;pinmux¤gpioŸgpio85gpio86gpio87gpio88pinconfŸgpio85gpio86gpio87gpio88­¼sdc2_clk_onconfig Ÿsdc2_clkŲ­sdc2_clk_offconfig Ÿsdc2_clkŲ­sdc2_cmd_onconfig Ÿsdc2_cmdü­ sdc2_cmd_offconfig Ÿsdc2_cmdü­sdc2_data_onconfig Ÿsdc2_dataü­ sdc2_data_offconfig Ÿsdc2_dataü­pcie0_clkreq_defaultgNmuxŸgpio36¤pci_e0configŸgpio36­üpcie0_perst_defaultgOmuxŸgpio35¤gpioconfigŸgpio35­¼pcie0_wake_defaultgPmuxŸgpio37¤gpioconfigŸgpio37­üpcie0_clkreq_sleepgQmuxŸgpio36¤gpioconfigŸgpio36­Ųpcie0_wake_sleepgRmuxŸgpio37¤gpioconfigŸgpio37­Ųpcie1_clkreq_defaultgTmuxŸgpio131¤pci_e1configŸgpio131­üpcie1_perst_defaultgUmuxŸgpio130¤gpioconfigŸgpio130­¼pcie1_wake_defaultgVmuxŸgpio132¤gpioconfigŸgpio132­¼pcie1_clkreq_sleepgWmuxŸgpio131¤gpioconfigŸgpio131­Ųpcie1_wake_sleepgXmuxŸgpio132¤gpioconfigŸgpio132­Ųpcie2_clkreq_defaultgZmuxŸgpio115¤pci_e2configŸgpio115­üpcie2_perst_defaultg[muxŸgpio114¤gpioconfigŸgpio114­¼pcie2_wake_defaultg\muxŸgpio116¤gpioconfigŸgpio116­¼pcie2_clkreq_sleepg]muxŸgpio115¤gpioconfigŸgpio115­Ųpcie2_wake_sleepg^muxŸgpio116¤gpioconfigŸgpio116­Ųcci0_defaultpinmux¤cci_i2cŸgpio17gpio18pinconfŸgpio17gpio18­Ųcci1_defaultpinmux¤cci_i2cŸgpio19gpio20pinconfŸgpio19gpio20­Ųcamera_board_defaultmux_pwdn¤gpioŸgpio98config_pwdnŸgpio98­Ųmux_rst¤gpioŸgpio104config_rstŸgpio104­Ųmux_mclk1 ¤cam_mclkŸgpio14config_mclk1Ÿgpio14­Ųcamera_front_defaultmux_pwdn¤gpioŸgpio133config_pwdnŸgpio133­Ųmux_rst¤gpioŸgpio23config_rstŸgpio23­Ųmux_mclk2 ¤cam_mclkŸgpio15config_mclk2Ÿgpio15­Ųcamera_rear_defaultmux_pwdn¤gpioŸgpio26config_pwdnŸgpio26­Ųmux_rst¤gpioŸgpio25config_rstŸgpio25­Ųmux_mclk0 ¤cam_mclkŸgpio13config_mclk0Ÿgpio13­Ųtimer@9840000 Y2arm,armv7-timer-memU „µ$ųframe@9850000 U … †frame@9870000   U ‡ @disabledframe@9880000  !U ˆ @disabledframe@9890000  "U ‰ @disabledframe@98a0000  #U Š @disabledframe@98b0000  $U ‹ @disabledframe@98c0000  %U Œ @disabledqcom,spmi@400f0002qcom,spmi-pmic-arb(Uš@€Ą€€  !corechnlsobsrvrintrcnfg iperiph_irq F ¹Øphy@6270002qcom,msm8996-ufs-phy-qmp-14nmUbp Øphy_mem+6=F>VGĢl$ą‚?–d°xref_clk_srcref_clkqJ×Ē@ @disabledgAufshc@624000 2qcom,ufshcUb@%  ĪAÓufsphyŻBč?ōC 'ĄŻŠ$ŻŠ7’xcore_clk_srccore_clkbus_clkbus_aggr_clkiface_clkcore_clk_unipro_srccore_clk_uniprocore_clk_iceref_clktx_lane0_sync_clkrx_lane0_sync_clkXqIĮRŃĀJČÉJÅĘXEõį ėĀšŃ€į£S @disabledg@ufs_variant2qcom,ufs_variantclock-controller@8c00002qcom,mmcc-msm8996Ø?UŒ(gDDDD D w%1|0Gž€:i98p1,€@gDqfprom@74000 2qcom,qfpromU@’ hstx_trim@24eUNŒgFhstx_trim@24fUOŒgGgpu_speed_bin@133U3Œgephy@340002qcom,msm8996-qmp-pcie-phyU@ˆØ YqĄæŲxauxcfg_ahbref6=F>ĒUef‘phycommoncfg @disabledlane@35000UP0RTÜ+Åpcie_0_pipe_clk_srcq“xpipe0ĒP‘lane0gMlane@36000U`0bdÜ+Åpcie_1_pipe_clk_srcq¹xpipe1ĒR‘lane1gSlane@37000Up0rtÜ+Åpcie_2_pipe_clk_srcq¾xpipe2ĒT‘lane2gYphy@74100002qcom,msm8996-qmp-usb3-phyUAÄØ Yq^cÕxauxcfg_ahbref6=F>Ēgh ‘phycommon @disabledlane@7410200UAA0AØ+Åusb3_phy_pipe_clk_srcq_xpipe0gJphy@74110002qcom,msm8996-qusb2-phyUA€+qcŚ xcfg_ahbrefF>EĒ ²F @disabledgIphy@74120002qcom,msm8996-qusb2-phyUA €+qcŁ xcfg_ahbrefF>EĒ ²G @disabledgHusb@76f88002qcom,msm8996-dwc3qcom,dwc3Uoˆ Y(qU`bacgb`w$ų“‡7 @disableddwc3@7600000 2snps,dwc3U`Ģ ŠĪH Óusb2-phy¾×usb@6af88002qcom,msm8996-dwc3qcom,dwc3Uƈ Y0qQ[Ņ]\cg][w$ų'7 @disableddwc3@6a00000 2snps,dwc3U Ģ ƒĪIJÓusb2-phyusb3-phy¾×iommu@da0000"2qcom,msm8996-smmu-v2qcom,smmu-v2UŚļ$LWX7DqDNDO xifacebusgLcamss@a000002qcom,msm8996-camsspU£@ 0£P 8£` @££££ £  ””@|csiphy0csiphy0_clk_muxcsiphy1csiphy1_clk_muxcsiphy2csiphy2_clk_muxcsid0csid1csid2csid3ispifcsi_clk_muxvfe0vfe1xNOP()*+5:;@icsiphy0csiphy1csiphy2csid0csid1csid2csid3ispifvfe0vfe17D qDD¹DŒDDŽD¦D„D§D©DØD«DŖD¬D®D­D°DÆD±D³D²DµD“D¶DøD·D‚D™DŸD›DšDœD DžDD—D˜:xtop_ahbispif_ahbcsiphy0_timercsiphy1_timercsiphy2_timercsi0_ahbcsi0csi0_phycsi0_pixcsi0_rdicsi1_ahbcsi1csi1_phycsi1_pixcsi1_rdicsi2_ahbcsi2csi2_phycsi2_pixcsi2_rdicsi3_ahbcsi3csi3_phycsi3_pixcsi3_rdiahbvfe0csi_vfe0vfe0_ahbvfe0_streamvfe1csi_vfe1vfe1_ahbvfe1_streamvfe_ahbvfe_axiK LLLL @disabledports iommu@b40000"2qcom,msm8996-smmu-v2qcom,smmu-v2U“ļ$NIJqDhZ xifacebus7Dgdiommu@d00000"2qcom,msm8996-smmu-v2qcom,smmu-v2UŠļ$I@AqD[D\ xifacebus7D giiommu@1600000"2qcom,msm8996-smmu-v2qcom,smmu-v2U`7ļœ”ā‰Š‹ŒŽ‘’“qŪÜ xifacebusgragnoc@072simple-pm-bus Ypcie@6000002qcom,pcie-msm8996snps,dw-pcie @disabled7"’, U`   Ø parfdbielbiconfigĪMÓpciephy 0Y  0 0Š •imsiØ6€Iōõ÷ųGdefaultsleep UNOP _QOR=W(q“³²±°"xpipeauxcfgbus_masterbus_slavepcie@6080002qcom,pcie-msm8996snps,dw-pcie7"’, @disabled U`€   Ø parfdbielbiconfigĪSÓpciephy 0Y  0 0Š imsiØ6€IGdefaultsleep UTUV _WUX=W(q¹ø·¶µ"xpipeauxcfgbus_masterbus_slavepcie@6100002qcom,pcie-msm8996snps,dw-pcie7"’, @disabled Ua  ØparfdbielbiconfigĪYÓpciephy 0Y  00ŠIpci „imsiØ6€IŽ‘Gdefaultsleep UZ[\ _][^=W(q¾½¼»ŗ"xpipeauxcfgbus_masterbus_slavedma@91840002qcom,bam-v1.7.0hU @  ¤Ž™g_slim@91c00002qcom,slim-ngd-v1.5.0U Ąctrl £ ¦____«rxtxtx2rx2 ngd@1U tas-ifd 2slim217,1a0Ugccodec@1U`aGdefault 2slim217,1a0Ub65 iintr1intr2¹Ø µb@ĮcĪCŽCóCCCgpu@b000002qcom,adreno-530.2qcom,adreno.U°škgsl_3d0_reg_memory ,(qDfDhDgØZ#xcoreifacerbbmtimermemmem_iface7Dd²e ?speed_binPpSfopp-table2operating-points-v2gfopp-624000000‘%1|˜opp-560000000‘!`ģ˜opp-510000000‘eū€˜’opp-401800000‘ņū@˜’opp-315000000‘ʄĄ˜’opp-214000000‘ Įa€˜’opp-133000000‘ķk@˜’zap-shaderżgmdss@900000 2qcom,mdssU›@›€@"mdss_physvbif_physvbif_nrt_phys7D  S¹ØqDtxiface Yghmdp@901000 2qcom,mdp5U  mdp_physh(qDtDvDyD\D{xifacebuscoreiommuvsynciports port@0Uendpointjglhdmi-tx@9a00002qcom,hdmi-tx-8996Uš aXž’,core_physicalqfprom_physicalhdcp_physicalh(qDyDtD|DuDz#xmdp_coreifacecorealt_ifaceextpĪk Óhdmi_phyports port@0Uendpointlgjhdmi-phy@9a0600+2qcom,hdmi-phy-89960UšĚ $š $š$š$šČ>hdmi_pllhdmi_tx_l0hdmi_tx_l1hdmi_tx_l2hdmi_tx_l3hdmi_phyqDtÖ xifacerefgkarm,smmu-venus@d40000"2qcom,msm8996-smmu-v2qcom,smmu-v2UŌļ`OPQRSTU7DqDbDc xifacebus@okaygmvideo-codec@c000002qcom,msm8996-venusUĄš 7D qDnDqDoDpxcoreifacebusmbus mmm mmmmm m m m mmm!m(m)m+m,m-m1żn@okayvideo-decoder2venus-decoderqDrxcore7Dvideo-encoder2venus-encoderqDsxcore7Dsoundadsp-pil2qcom,msm8996-adsp-pil@©¢oooo#iwdogfatalreadyhandoverstop-ackq<xxożp½qĪstopsmd-edge œälpass$źų apr7 2qcom,apr-v2apr_audio_svc q6coreU 2qcom,q6coreq6afe 2qcom,q6afeUdais2qcom,q6afe-dais hdmi@1Uq6asm 2qcom,q6asmUdais2qcom,q6asm-daisrq6adm 2qcom,q6admUrouting2qcom,q6adm-routingadsp-smp2p 2qcom,smp2p*»­ ž$ 4ųmaster-kernelCmaster-kernelSgqslave-kernel Cslave-kernel¹Øgomodem-smp2p 2qcom,smp2p*³¬ Ć$4ųmaster-kernelCmaster-kernelSslave-kernel Cslave-kernel¹Øsmp2p-slpi 2qcom,smp2p*į® ²$4ųslave-kernel Cslave-kernel¹Ømaster-kernelCmaster-kernelSaliasesj/soc/serial@75b0000 interrupt-parent#address-cells#size-cellsmodelcompatiblestdout-pathdevice_typeregrangesno-mapphandlesizealloc-rangesqcom,client-idqcom,vmidenable-methodcpu-idle-statescapacity-dmips-mhznext-level-cachecache-levelcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisinterrupts#clock-cellsclock-frequencyclock-output-namesqcom,dload-modesyscon#hwlock-cellsmemory-regionhwlocksqcom,rpm-msg-rammboxesqcom,glink-channels#power-domain-cellsoperating-points-v2opp-levelclocksclock-names#qcom,sensors#thermal-sensor-cells#interrupt-cellsinterrupt-controller#redistributor-regionsredistributor-stride#mbox-cells#reset-cellsreg-namesremote-endpointarm,scatter-gatherstatuspinctrl-namespinctrl-0pinctrl-1interrupt-namesbus-widthgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-downinput-enablebias-disableoutput-lowoutput-highbias-pull-upframe-numberqcom,eeqcom,channel#phy-cellsvdda-phy-supplyvdda-pll-supplyvdda-phy-max-microampvdda-pll-max-microampvddp-ref-clk-supplyvddp-ref-clk-max-microampvddp-ref-clk-always-onresetsphysphy-namesvcc-supplyvccq-supplyvccq2-supplyvcc-max-microampvccq-max-microampvccq2-max-microamppower-domainsfreq-table-hzlanes-per-directionassigned-clocksassigned-clock-ratesbitsreset-namesvdda-phy-dpdm-supplynvmem-cellssnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirk#global-interrupts#iommu-cellsvdda-supplyiommusbus-rangenum-lanesinterrupt-map-maskinterrupt-maplinux,pci-domainqcom,controlled-remotelynum-channels#dma-cellsqcom,num-eesdmasdma-namesreset-gpiosslim-ifc-devvdd-buck-supplyvdd-buck-sido-supplyvdd-tx-supplyvdd-rx-supplyvdd-io-supply#sound-dai-cells#stream-id-cellsnvmem-cell-namesqcom,gpu-quirk-two-pass-use-wfiqcom,gpu-quirk-fault-detect-maskopp-hzopp-supported-hwinterrupts-extendedqcom,smem-statesqcom,smem-state-nameslabelqcom,smd-edgeqcom,remote-pidqcom,smd-channelsqcom,apr-domainqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsserial0