Đ ţí—8  (÷ hHuawei Nexus 6Phuawei,anglerqcom,msm8994Ď  *;JVZchosendserial0:115200n8cpus;Jcpu-mapcluster0core0pcpu@0tcpuarm,cortex-a53€„•l2-cachecacheť•timerarm,armv8-timer0©˙˙˙˙soc;J´˙˙˙˙ simple-businterrupt-controller@f9000000qcom,msm-qgic2»Đ€ůů •timer@f9020000;J´arm,armv7-timer-mem€ůframe@f9021000á© €ůů frame@f9023000á © €ů0 îdisabledframe@f9024000á © €ů@ îdisabledframe@f9025000á © €ůP îdisabledframe@f9026000á © €ů` îdisabledframe@f9027000á ©€ůp îdisabledframe@f9028000á ©€ů€ îdisabledrestart@fc4ab000 qcom,pshold€üJ°pinctrl@fd510000qcom,msm8994-pinctrl€ýQ@ ©Đő»Đblsp1_uart2_default•pinmux blsp_uart2 gpio4gpio5pinconf gpio4gpio5.blsp1_uart2_sleep•pinmuxgpio gpio4gpio5pinconf gpio4gpio5;serial@f991e000%qcom,msm-uartdm-v1.4qcom,msm-uartdm€ů‘ŕ ©lîokay JcoreifaceVH:]defaultsleepkusyscon@fd484000syscon€ýH@ •clock-controller@fc400000qcom,gcc-msm8994Ś™€ü@ •memorytmemory€xo_board fixed-clock­$řsleep_clk fixed-clock­€reserved-memory;J´smem_region@6a00000€  ˝•hwlockqcom,tcsr-mutex Ā˕ qcom,smem@6a00000 qcom,smemŮç aliasesď/soc/serial@f991e000 modelcompatibleqcom,msm-idqcom,pmic-idinterrupt-parent#address-cells#size-cellsqcom,board-idstdout-pathcpudevice_typeregnext-level-cachephandlecache-levelinterruptsrangesinterrupt-controller#interrupt-cellsframe-numberstatusgpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downclock-namesclockspinctrl-namespinctrl-0pinctrl-1#clock-cells#reset-cells#power-domain-cellsclock-frequencyno-mapsyscon#hwlock-cellsmemory-regionhwlocksserial0