Z&8Tl(T4!bananapi,bpi-r64mediatek,mt7622 +7Bananapi BPI-R64opp-tableoperating-points-v2=Hopp-300000000PÀW~opp-437500000P`WB@opp-600000000P#FWopp-812500000P0m Wopp-1025000000P=B@W0opp-1137500000PC`WOopp-1262500000PK@8Wopp-1350000000PPw]W0cpus+cpu@0ecpuarm,cortex-a53qu |cpuintermediatepsciM|mHcpu@1ecpuarm,cortex-a53qu |cpuintermediatepsciM|mH dummy40m fixed-clockbZHoscillator fixed-clock}x@clkxtalHpsci arm,psci-0.2smcpmuarm,cortex-a53-pmu  reserved-memory+0secmon@43000000qC7thermal-zonescpu-thermal>Tb tripscpu-passiver~lpassiveH cpu-activer~lactiveH cpu-hotrS~lhotH cpu-critr~ lcriticalcooling-mapsmap0  map1  map2  timerarm,armv8-timer 0   infracfg@10000000 mediatek,mt7622-infracfgsysconqHpwrap@10001000mediatek,mt7622-pwrapqPpwrap u |spiwrappwrap okaydefaultregulatorsmediatek,mt6380-regulatorbuck-vcore1vcore1 ' DV%j:NHbuck-vcorevcore ' DV%j:Nbuck-vrfvrfO X%:Nldo-vmvm \%:NHldo-vava! 2Z%:Nldo-vphyvphyw@ w@%:Nldo-vddrvddr %:Nldo-vtvt! 2Z%:Npericfg@10002000mediatek,mt7622-pericfgsysconq Hscpsys@10006000mediatek,mt7622-scpsyssyscon`q`0tuM|hif_selHcir@10009000mediatek,mt7622-cirq u8|clkbusokaydefaultinterrupt-controller@10200620.mediatek,mt7622-sysirqmediatek,mt6577-sysirq} q  Hefuse@10206000%mediatek,mt7622-efusemediatek,efuseq `+calib@198q Hapmixedsys@10209000"mediatek,mt7622-apmixedsyssysconq Htopckgen@10210000 mediatek,mt7622-topckgensysconq!Hrng@1020f000(mediatek,mt7622-rngmediatek,mt7623-rngq u|rngpinctrl@10211000mediatek,mt7622-pinctrl q!P baseeintg}  Hasm_selZemmc-pins-defaultH%muxemmcemmc_rstemmcconf-cmd-dat,NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRBconf-clkNCLEemmc-pins-uhsH&muxemmcemmcconf-cmd-dat,NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRB$conf-clkNCLE$eth-pinsmuxethmdc_mdiorgmii_via_gmac2i2c1-pinsHmuxi2ci2c1_0i2c2-pinsHmuxi2ci2c2_0i2s1-pinsmuxi2s0i2s_out_mclk_bclk_wsi2s1_in_datai2s1_out_dataconf*I2S1_INI2S1_OUTI2S_BCLKI2S_WSI2S_MCLK$ irrx-pinsHmuxirir_1_rxirtx-pinsmuxirir_1_txparallel-nand-pinsH!muxflash par_nandpcie0-pinsH1muxpcie-pcie0_pad_perstpcie0_1_wakenpcie0_1_clkreqpcie1-pinsH2muxpcie-pcie1_pad_perstpcie1_0_wakenpcie1_0_clkreqpmic-bus-pinsHmuxpmic pmic_buspwm1-2-pinsHmuxpwm pwm_ch7_2wled-pinsmuxledwledsd0-pins-defaultH)muxsdsd_0conf-cmd-data*I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUT$conf-clk I2S3_OUT$ conf-cdTXD3sd0-pins-uhsH*muxsdsd_0conf-cmd-data*I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUTconf-clk I2S3_OUTserial-nand-pinsmuxflashsnfispic0-pinsHmuxspispic0_0spic1-pinsH#muxspispic1_0spi-nor-pinsH"muxflashspi_noruart0-pinsHmuxuartuart0_0_tx_rxuart2-pinsHmuxuartuart2_1_tx_rxwatchdog-pinsHmux watchdog watchdogwatchdog@10212000(mediatek,mt7622-wdtmediatek,mt6589-wdtq! defaultokayrtc@10212800%mediatek,mt7622-rtcmediatek,soc-rtcq!( u|rtcinterrupt-controller@10300000 arm,gic-400} @q124 6 Hcci@10390000 arm,cci-400+q909slave-if@1000arm,cci-400-ctrl-if 3ace-liteqslave-if@4000arm,cci-400-ctrl-if3aceq@slave-if@5000arm,cci-400-ctrl-if3aceqPHpmu@9000arm,cci-400-pmu,r1qP<:;<=>adc@11001000mediatek,mt7622-auxadcqu|mainBHserial@11002000*mediatek,mt7622-uartmediatek,mt6577-uartq  [u@  |baudbusokaydefaultserial@11003000*mediatek,mt7622-uartmediatek,mt6577-uartq0 \u@ |baudbus disabledserial@11004000*mediatek,mt7622-uartmediatek,mt6577-uartq@ ]u@ |baudbusokaydefaultserial@11005000*mediatek,mt7622-uartmediatek,mt6577-uartqP ^u@ |baudbus disabledpwm@11006000mediatek,mt7622-pwmq` M@u< '|topmainpwm1pwm2pwm3pwm4pwm5pwm6okaydefaulti2c@11007000mediatek,mt7622-i2c qp TTu  |maindma+ disabledi2c@11008000mediatek,mt7622-i2c q UTu  |maindma+okaydefaulti2c@11009000mediatek,mt7622-i2c q VTu  |maindma+okaydefaultspi@1100a000mediatek,mt7622-spiq vuA|parent-clksel-clkspi-clk+okaydefaultthermal@1100b000^mediatek,mt7622-thermalq Nu |thermauxadcthermtcalibration-dataH serial@1100c000'mediatek,mt7622-btifmediatek,mtk-btifq Zu|mainokaybluetoothmediatek,mt7622-bluetoothu|refnfi@1100d000mediatek,mt7622-nfcq `u|nfi_clkpad_clk + disableddefault!ecc@1100e000mediatek,mt7622-eccq _u |nfiecc_clk disabledH spi@11014000(mediatek,mt7622-normediatek,mt8173-norq@u?|spisf+ disableddefault"flash@0jedec,spi-norqspi@11016000mediatek,mt7622-spiq` zuB|parent-clksel-clkspi-clk+okaydefault#serial@11019000*mediatek,mt7622-uartmediatek,mt6577-uartq Yu@ |baudbus disabledclock-controller@11220000mediatek,mt7622-audsyssysconq" H$audio-controllermediatek,mt7622-audio afeasysuPQklYZ[\_`abghij$$ $ $ $$$$$$$'$($$.$$|infra_sys_audio_clktop_audio_mux1_seltop_audio_mux2_seltop_audio_a1sys_hptop_audio_a2sys_hpi2s0_src_seli2s1_src_seli2s2_src_seli2s3_src_seli2s0_src_divi2s1_src_divi2s2_src_divi2s3_src_divi2s0_mclk_eni2s1_mclk_eni2s2_mclk_eni2s3_mclk_eni2so0_hop_cki2so1_hop_cki2so2_hop_cki2so3_hop_cki2si0_hop_cki2si1_hop_cki2si2_hop_cki2si3_hop_ckasrc0_out_ckasrc1_out_ckasrc2_out_ckasrc3_out_ckaudio_afe_pdaudio_afe_conn_pdaudio_a1sys_pdaudio_a2sys_pd FGcd12mmc@11230000mediatek,mt7622-mmcq# Ou C |sourcehclkhrstokaydefaultstate_uhs%1&;ESet'(D.mmc@11240000mediatek,mt7622-mmcq$ Pu 8 |sourcehclkokaydefaultstate_uhs)1*;E Qt''E.ssusbsys@1a000000 mediatek,mt7622-ssusbsyssysconqH+usb@1a0c0000'mediatek,mt7622-xhcimediatek,mtk-xhci q  G macippc  u++++|sys_ckref_ckmcu_ckdma_ck,-.okay'/usb-phy@1a0c4000/mediatek,mt7622-u3phymediatek,generic-tphy-v1q @+0okayusb-phy@1a0c4800q Hu+|refH,usb-phy@1a0c4900q Iu|refH-usb-phy@1a0c5000q Pu+|refH.pciesys@1a100800mediatek,mt7622-pciesyssysconqH0pcie@1a140000mediatek,mt7622-pcieepci0q0Psubsysport0port1+`u0 000000 0000 0d|sys_ck0sys_ck1ahb_ck0ahb_ck1aux_ck0aux_ck1axi_ck0axi_ck1obff_ck0obff_ck1pipe_ck0pipe_ck10 okaydefault12pcie@0,0q+0okay`3333interrupt-controller}H3pcie@1,0q+0okay`4444interrupt-controller}H4sata@1a200000'mediatek,mt7622-ahcimediatek,mtk-ahciq  hostc(u0 0 000|ahbaxiasicrbcpm5 sata-phy00 0  axiswreg-0disablesata-phy@1a243000mediatek,generic-tphy-v1+0disablesata-phy@1a243000q$0u7|refH5syscon@1b000000mediatek,mt7622-ethsyssysconqH6dma-controller@1b007000mediatek,mt7622-hsdmaqp u6|hsdma?ethernet@1b100000/mediatek,mt7622-ethmediatek,mt2701-ethsysconq$Xu;66667777/\|ethifeswgp0gp1gp2sgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii_cketh2pllJ6Z7+okaymac@0mediatek,eth-macq 62500base-xfixed-link_ lxmac@1mediatek,eth-macq6rgmiifixed-link_lxmdio-bus+sgmiisys@1b128000 mediatek,mt7622-sgmiisyssysconq0H7aliases~/serial@11002000chosenserial0:115200n80earlycon=uart8250,mmio32,0x11002000 swiotlb=512gpio-keys gpio-keysfactoryfactory wpswps fleds gpio-ledsgreenbpi-r64:pio:green Yoffredbpi-r64:pio:red Xoffmemoryq@@regulator-1p8vregulator-fixed fixed-1.8Vw@ w@:H(regulator-3p3vregulator-fixed fixed-3.3V2Z 2ZN:H'regulator-5vregulator-fixed fixed-5VLK@ LK@N:H/ compatibleinterrupt-parent#address-cells#size-cellsmodelopp-sharedphandleopp-hzopp-microvoltdevice_typeregclocksclock-namesoperating-points-v2#cooling-cellsenable-methodclock-frequencycci-control-portproc-supplysram-supply#clock-cellsclock-output-namesinterruptsinterrupt-affinityrangesno-mappolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-device#reset-cellsreg-namesresetsreset-namesstatuspinctrl-namespinctrl-0regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-on#power-domain-cellsinfracfginterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-rangesgpio-hoggpiosoutput-highfunctiongroupspinsinput-enablebias-pull-upbias-pull-downdrive-strengthinterface-type#io-channel-cellsclock-div#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesreg-shiftreg-io-widthpower-domainsecc-engineinterrupt-namesassigned-clocksassigned-clock-parentsassigned-clock-ratespinctrl-1bus-widthmax-frequencycap-mmc-highspeedmmc-hs200-1_8vvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedr_smplcd-gpiosphysvusb33-supplyvbus-supply#phy-cellsbus-rangeinterrupt-map-maskinterrupt-mapphy-namesports-implementedmediatek,phy-mode#dma-cellsmediatek,ethsysmediatek,sgmiisysfull-duplexpauseserial0stdout-pathbootargslabellinux,codedefault-state