Ð þí?†8;è(ž;° ,OrangePi One Plus.2xunlong,orangepi-one-plusallwinner,sun50i-h6cpus cpu@02arm,cortex-a53=cpuIMpsci[cpu@12arm,cortex-a53=cpuIMpsci[cpu@22arm,cortex-a53=cpuIMpsci[cpu@32arm,cortex-a53=cpuIMpsci[display-engine#2allwinner,sun50i-h6-display-enginec wdisabledosc24M_clk~ 2fixed-clock‹n6›osc24M[ ext_osc32k_clk~ 2fixed-clock‹€ ›ext_osc32k[&pmu2arm,cortex-a53-pmu0®ŒŽ¹psci 2arm,psci-0.2Tsmctimer2arm,armv8-timer0®   soc 2simple-bus Ìbus@100000012allwinner,sun50i-h6-de3allwinner,sun50i-a64-de2I@Ó  Ì@clock@02allwinner,sun50i-h6-de3-clkIâémodbusõ~ü[ mixer@100000 2allwinner,sun50i-h6-de3-mixer-0Iâ ébusmodõ [ports port@1Iendpoint [video-codec@1c0e000!2allwinner,sun50i-h6-video-engineIÀà â&%6 éahbmodramõ ®YÓ syscon@3000000G2allwinner,sun50i-h6-system-controlallwinner,sun50i-a64-system-controlI Ì[sram@28000 2mmio-sramI€à  Ì€àsram-section@072allwinner,sun50i-h6-sram-callwinner,sun50i-a64-sram-cIà[sram@1a00000 2mmio-sramI    Ì  sram-section@082allwinner,sun50i-h6-sram-c1allwinner,sun4i-a10-sram-c1I [ clock@30010002allwinner,sun50i-h6-ccuIâ éhosclosciosc~ü[dma-controller@30020002allwinner,sun50i-h6-dmaI  ®+â+5 ébusmbus&.õ3[efuse@30060002allwinner,sun50i-h6-sidI`watchdog@30090a002allwinner,sun50i-h6-wdtallwinner,sun6i-a31-wdtI   ®2â  wdisabledpinctrl@300b0002allwinner,sun50i-h6-pinctrlI°0®356;â éapbhosclosc>NZo[rgmii-pinsB€PD0PD1PD2PD3PD4PD5PD7PD8PD9PD10PD11PD12PD13PD19PD20…emacŽ(hdmi-pins €PH8PH9PH10…hdmi[i2c0-pins €PD25PD26…i2c0[i2c1-pins€PH5PH6…i2c1[i2c2-pins €PD23PD24…i2c2[mmc0-pins€PF0PF1PF2PF3PF4PF5…mmc0Ž[mmc1-pins€PG0PG1PG2PG3PG4PG5…mmc1Ž[mmc2-pins5€PC1PC4PC5PC6PC7PC8PC9PC10PC11PC12PC13PC14…mmc2Ž[spdif-tx-pin€PH7…spdif[uart0-ph-pins€PH0PH1…uart0[interrupt-controller@3021000 2arm,gic-400 I @ `  ® Zo[mmc@402000012allwinner,sun50i-h6-mmcallwinner,sun50i-a64-mmcIâC@éahbmmcõªahb ®#¶defaultÄwokay ÎÚãmmc@402100012allwinner,sun50i-h6-mmcallwinner,sun50i-a64-mmcIâDAéahbmmcõªahb ®$¶defaultÄ wdisabled mmc@402200032allwinner,sun50i-h6-emmcallwinner,sun50i-a64-emmcI âEBéahbmmcõªahb ®%¶defaultÄ wdisabled serial@50000002snps,dw-apb-uartI ®í÷âFõwokay¶defaultÄserial@50004002snps,dw-apb-uartI ®í÷âGõ wdisabledserial@50008002snps,dw-apb-uartI ®í÷âHõ wdisabledserial@5000c002snps,dw-apb-uartI  ®í÷âIõ wdisabledi2c@500200002allwinner,sun50i-h6-i2callwinner,sun6i-a31-i2cI  ®âJõ¶defaultÄ wdisabled i2c@500240002allwinner,sun50i-h6-i2callwinner,sun6i-a31-i2cI$ ®âKõ¶defaultÄ wdisabled i2c@500280002allwinner,sun50i-h6-i2callwinner,sun6i-a31-i2cI( ®âLõ¶defaultÄ wdisabled ethernet@502000032allwinner,sun50i-h6-emacallwinner,sun50i-a64-emacI ®  macirqõ! ªstmmacethâT éstmmaceth wdisabledmdio2snps,dwmac-mdio spdif@50930002allwinner,sun50i-h6-spdifI 0 ®âcb éapbspdifõ),1tx¶defaultÄ wdisabledusb@510000022allwinner,sun50i-h6-musballwinner,sun8i-a33-musbIâtõ5 ® mc;@usbJwokayQotgphy@51004002allwinner,sun50i-h6-usb-phyI$1Yphy_ctrlpmu0pmu3âiléusb0_phyusb3_phyõ,.ªusb0_resetusb3_resetwokaycn€‘[usb@5101000&2allwinner,sun50i-h6-ehcigeneric-ehciI ®âoqhõ02wokayusb@5101400&2allwinner,sun50i-h6-ohcigeneric-ohciI ®âohõ0wokayusb@5311000&2allwinner,sun50i-h6-ehcigeneric-ehciI1 ®âpskõ14;@usbwokayusb@5311400&2allwinner,sun50i-h6-ohcigeneric-ohciI1 ®âpkõ1;@usbwokayhdmi@60000002allwinner,sun50i-h6-dw-hdmiI÷ ®@0â~|{}ˆ‰!éiahbisfrtmdscechdcphdcp-busõ9> ªctrlhdcp;@phy¶defaultÄ wdisabledports port@0Iendpoint ["port@1Ihdmi-phy@60100002allwinner,sun50i-h6-hdmi-phyIâ~|ébusmodõ8ªphyc[tcon-top@65100002allwinner,sun50i-h6-tcon-topIQâ‚ ébustcon-tv0 ›tcon-top-tv0õ:ªrst~[#ports port@0 Iendpoint@0I [ port@1 Iendpoint@2I [$port@4 Iendpoint@0I ![%port@5Iendpoint "[lcd-controller@651500082allwinner,sun50i-h6-tcon-tvallwinner,sun8i-r40-tcon-tvIQP ®Bâƒ# éahbtcon-ch1õ<ªlcdports port@0Iendpoint $[ port@1 Iendpoint@1I %[!rtc@70000002allwinner,sun50i-h6-rtcI®ef›osc32kosc32k-outioscâ&~[ clock@70100002allwinner,sun50i-h6-r-ccuIâ éhoscloscioscpll-periph~ü['watchdog@702040002allwinner,sun50i-h6-wdtallwinner,sun6i-a31-wdtI  ®gâ interrupt-controller@702100062allwinner,sun50i-h6-r-intcallwinner,sun6i-a31-r-intcZoI ®`[*pinctrl@70220002allwinner,sun50i-h6-r-pinctrlI ®ioâ' éapbhosclosc>NZo[+r-i2c-pins€PL0PL1…s_i2c[)r-ir-rx-pin€PL9 …s_cir_rx[(ir@7040000.2allwinner,sun50i-h6-irallwinner,sun6i-a31-irI ®mâ' ' éapbirõ'¶defaultÄ(wokayi2c@708140002allwinner,sun50i-h6-i2callwinner,sun6i-a31-i2cI ®kâ'õ'¶defaultÄ)wokay pmic@36 2x-powers,axp805x-powers,axp806I6*®Zo¢½ÉÕáíùregulatorsaldo1#72Z O2Z gvcc-plaldo272Z O2Z  gvcc-ac200aldo3#72Z O2Z  gvcc25-drambldo1#7w@Ow@ gvcc-bias-pllbldo2#7w@Ow@gvcc-efuse-pcie-hdmi-iobldo3#7w@Ow@ gvcc-dcxoiobldo4cldo1#72Z O2Z gvcc-3v3[cldo272Z O2Z  gvcc-wifi-1cldo372Z O2Z  gvcc-wifi-2dcdca#7 \OzÀgvdd-cpudcdcc7 \OzÀgvdd-gpudcdcd#7¦O¦gvdd-sysdcdce#7O€OO€ gvcc-dramswaliasesv/soc/serial@5000000chosen~serial0:115200n8leds 2gpio-ledspowerŠorangepi:red:powerÝ+onstatusŠorangepi:green:statusÝ+vcc5v2regulator-fixedgvcc-5v7LK@OLK@#[ interrupt-parent#address-cells#size-cellsmodelcompatibledevice_typeregenable-methodphandleallwinner,pipelinesstatus#clock-cellsclock-frequencyclock-output-namesinterruptsinterrupt-affinityrangesallwinner,sramclocksclock-namesresets#reset-cellsremote-endpointdma-channelsdma-requests#dma-cellsgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upreset-namespinctrl-namespinctrl-0vmmc-supplycd-gpiosbus-widthreg-shiftreg-io-widthsysconinterrupt-names#sound-dai-cellsdmasdma-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosusb0_vbus-supplyusb3_vbus-supplyx-powers,self-working-modevina-supplyvinb-supplyvinc-supplyvind-supplyvine-supplyaldoin-supplybldoin-supplycldoin-supplyregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-nameserial0stdout-pathlabeldefault-state